Appendix A Specifications

VXIbus General Information

Module Form Single slot VXIbus C-size module

Connectors P1, P2

Protocol A16/A24/D16 Slave, Message-Based

VXIbus Revision 1.4 SCPI Revision 1993.0

Logical Address Settings 1 - 255, configured via DIP switches

Interrupt Level Settings 1 - 7, configured dynamically (no DIP switch)
Shared Memory A24, D16, 512k points. (64K for 3151-001 version)

Note: 1 point = 2 bytes, shared memory is the same as

waveform memory.

Synthesizer Reference Sources/Sample Clock

Reference Sources

External Reference Input from: VXIbus CLK10

External Reference Output to: Front Panel BNC, 10 MHz, TTL compatible Optional Internal Reference: PCB layout to provide for either internal

(1) 10 MHz TCXO with 1 ppm accuracy or(2) 10 MHz Crystal with 100 ppm accuracy

Sample Clock

External Clock Input from: (1) Front Panel BNC, Frequency to 100 MHz, TTL compatible

(2) ECLTRG0, Synchronous Protocol, ECLTRG trigger acceptor requirements with regard to pulse width and

frequency are waved.

External Clock Output to: ECLTRG0, Synchronous Protocol, VXIbus ECLTRG trigger source

requirements with regard to pulse width and frequency are waved.

Triggering Characteristics

Trigger Input

Slope Positive or negative going edges, programmable

Modes

Normal Continuous waveform is generated

Triggered Each input cycle generates a single output cycle

Internal Trigger An internal timer repeatedly generates a single

output cycle

Gated External signal enables generator. First output cycle

synchronous with the active slope of the triggering signal. Last cycle of output waveform is always

completed

External Burst Preset number of up to 1 Mega cycles are stimulated

by an internal, external, or manual trigger

Internal Burst An internal timer repeatedly generates a burst of

up to 1 Mega counted output cycles

Delayed Trigger 0 to 2 Mega clock cycles

Trigger Frequency

External To 5 MHz or VXI trigger

Internal From 60 µs to 1000s

Trigger Sources

Trigger functionality is optionally to: (1) cause one complete cycle of the selected waveform to be

output

(2) gate the waveform output while the trigger signal is asserted

Software IEEE-STD-488.2 *TRG, VXI Word Serial trigger

Internal programmable rate generator

3151 And 3151A User Manual

System Delay From External Trigger input to Waveform Output Standard Waveforms 120ns + 2 sample clock periods ± 1 sample clock period **Arbitrary Waveforms** 150ns + 2 sample clock periods ± 1 sample clock period External Input from: 1) Front panel BNC, TTL compatible, positive slope 2) TTLTRG0-7, Synchronous Protocol, negative slope, VXIbus TTLTRG trigger acceptor requirements: Minimum pulse width (logic low - asserted): 20 ns. Minimum pulse width (logic high - unasserted): 20 ns. **External Output to:** TTLTRG0-7, Synchronous Protocol, negative slope, VXIbus TTLTRG trigger source requirements: Minimum pulse width (logic low - asserted): 30 ns Minimum pulse width (logic high - unasserted): 80ns

> Maximum Clock Frequency : 12.5 MHz Note: For the external trigger output, the trigger source is the

programmable Syncronous Signal.

For trigger operation when synchronized, the trigger circuit in the master module has control of the sample clock for all modules. Therefore, the master module must be triggered before any slave can output it's waveform.

Multi-Module Synchronization

Multiple Model 3151/3151A modules may be synchronized. A master Model 3151/3151A module provides the necessary signals to slave Model 3151/3151A modules to achieve synchronization. The signals required are sample clock (distributed on ECLTRG0) and another signal (distributed on ECLTRG1). Phase offset is settable (in degrees) for each slave module with respect to the master module output.

Phase Offset Resolution (P.O.R.) 360°/ Number of Points (min. # points = 10)

Phase Offset Range 0° to 360° - 2880/n, where n = number of points

Phase Accuracy $\pm [(20 \text{ nS x } 360^{\circ}/\text{PERIOD}) + \text{P.O.R.}]$

P.O.R. = phase offset resolution PERIOD = 1/(output signal frequency)

Accuracy specified after PHAS:LOCK:NULL command

Jitter None

Front Panel Indicator LED's

Fail Red - Power-up self-test failure

Access Amber - Module addressed on VXIbus

Output On Green - Output On/Off

Front Panel Input/Output Connectors

Main Output Signal Output (BNC)

Marker/Sync Output Marker/Sync Output (BNC)

Trigger Input External Trigger Source Input (BNC)

Sample Frequency Input Sample Frequency Input (BNC)

External Reference Output 10 MHz Reference Source Output (BNC)

Power

VXIbus Rail	Peak Current	Dynamic Current
+24 V	< 250 mA	< 250 mA
+12 V	< 100 mA	< 100 mA
+5 V	< 3 A	< 150 mA
-5.2 V	< 2 A	< 150 mA
-12V	< 100 mA	< 100 mA
-24V	< 250 mA	< 150 mA

Maximum Total Module Power < 40 W 64k

< 45 W 512k

Self-Test Fault Coverage

Fault Coverage (%) 90%

EMC

Radiated Emissions (Close Field)

Radiated Susceptibility

Conducted Emissions

VXIbus B.8.6.3, Rev 1.4

VXIbus B.8.6.4, Rev 1.4

VXIbus B.8.7.3, Rev 1.4

VXIbus B.8.7.4, Rev 1.4

Mechanical

Dimensions Per Racal Instruments VXIbus corporate package

drawings

Weight 3 lbs. 8 oz. (1.6 kg)

Airflow (for 10° C rise) 3.7 l/S Pressure (for 10° C rise) 0.5 mm H₂0

Specifications A-4

3151 And 3151A User Manual

Environmental

Operating Temperature $0^{\circ} \text{ C} - 55^{\circ} \text{ C}$ Storage Temperature $-40^{\circ} \text{ C} - +70^{\circ} \text{ C}$

Humidity (non-condensing) $11^{\circ} \text{ C} - 30^{\circ} \text{ C}$ $95\% \pm 5\%$

31° C - 40° C 75% <u>+</u>5% 41° C - 50° C 45% <u>+</u>5% Operating 10000 ft

Altitude Operating 10000 ft Storage 15000ft

Vibration 5 - 55 Hz sine (2g at 55 Hz), non-operating
Shock 30g 11 ms half sine pulse, non-operating
Bench Handling 4e, any face, wooden surface, non-operating

Safety Designed to meet IEC 1010-1, UL 3111-1, CSA 22.2 #1010

Workmanship Standards

PCB Assembly Conform to IPC-A-610D

Output Characteristics

Output Via front panel OUTPUT BNC terminal

Stand-By Output Normal or Off

Impedance $50\Omega \pm 1\%$

Protection Protected against temporary short to case ground

Glitch Energy <1 nV-s at 16 Vp-p

Amplitude 20 mV to 32 Vp-p, into open circuit

10 mV to 16 Vp-p, into 50Ω

Resolution 3 digits

Accuracy (1 kHz) \pm (1%+20 mV) from 1.61 V to 16 V

 $\pm (1\% + 2$ mV) from 161 mV to 1.60 V $\pm (1\% + 200~\mu V)$ from 10 mV to 160 mV

Offset

Dependency Offset and Amplitude are independently adjustable

within level windows: $\pm 8 \text{ V}$, $\pm 800 \text{ mV}$, and $\pm 80 \text{ mV}$

Range 0 to ± 7.19 V within ± 8 V window

0 to ± 719 mV within ± 800 mV window 0 to ± 71.9 mV within ± 80 mV window

Resolution 3 digits

Accuracy $\pm (1\% + 1\% \text{ of amplitude } + 20 \text{ mV}) \pm 8 \text{ V window}$

 $\pm (1\%$ +1% of amplitude +2 mV) ± 800 mV window $\pm (1\%$ +1% of amplitude +200 $\mu V)$ ± 80 mV window

Filters 50 MHz 7-pole elliptic

25 MHz 7-pole elliptic20 MHz 7-pole Gaussian

Square Wave, Pulse

Rise/Fall time <6 ns, 10% to 90% of amplitude

Aberration <5%

SYNC Output Via front panel SYNC OUT BNC terminal

Level

Protection Protected against temporary short-to-case-ground

Standard Waveforms

Frequency Range Waveform dependent Source Internal Synthesizer

Resolution 4 digits

Accuracy $\pm 0.01\%$ of reading

Stability 100 ppm

Sine

Frequency Range 100 µHz to 50 MHz

Distortion <0.1%, below 100 kHz (2000 points minimum)

Harmonics <5 MHz, \leq 10 Vp-p, -50 dBc

<5 MHz, \le 16 Vp-p, -45 dBc <10 MHz, \le 10 Vp-p, -40 dBc <10 MHz, \le 16 Vp-p, -35 dBc <50 MHz, \le 10 Vp-p, -28 dBc <50 MHz, \le 16 Vp-p, -23 dBc

Band Flatness 1%, to 1 MHz; 5% to 10 MHz; 15%, to 50 MHz

Programmable Parameters

Start Phase 0 to 360° Power (sine^X) 1 to 9

Triangle

Frequency Range 100 µHz to 1 MHz, usable to 10 MHz

Adjustable Parameters

Start Phase $0 \text{ to } 360^{\circ}$ Power 1 to 9

3151 And 3151A User Manual

Square

Frequency Range 100 µHz to 50 MHz

Adjustable Parameters

Duty Cycle 1% to 50%

Pulse/Ramp

Frequency Range 100 µHz to 1 MHz

Adjustable Parameters

Delay 0% to 99.9% of period 0% to 99.9% of period 0% to 99.9% of period High Time 0% to 99.9% of period 6% to

Sinc (Sine(x)/x)

Frequency Range 100 µHz to 1 MHz

Adjustable Parameters

Cycles 4 to 100 cycles

Gaussian Pulse

Frequency Range 100 µHz to 1 MHz

Adjustable Parameters

Time Constant 1 to 200

Exponential Decaying/Rising Pulse

Frequency Range 100 µHz to 1 MHz

Adjustable Parameters

Time Constant -100 to 100

DC

Range 1% to 100% of amplitude

Arbitrary Waveforms

Waveform Memory 512k (64k for 3151-001 version)

Memory Segmentation

Number of Segments 1 to 4096

Min Segment Size 10 point

Vertical Resolution 12 bits (4096 points)

Sampling Clock

Source Internal synthesizer, external clock, ECLTRG0

Range

Internal 100 mHz to 100 MHz

External To 100 MHz

Internal Reference 10 MHz, fixed internal crystal clock frequency

Resolution 4 digits

Accuracy $\pm 0.01\%$ of reading

Stability 100 ppm

Sequenced Waveforms

Operation Permits division of the memory bank into smaller segments.

Segments may be linked and repeated in user-selectable fashion

to generate extremely long waveforms

Sequencer steps From 0 to 4096

Segment loops From 0 to 1 Mega. Number of repeated sequencer steps are

limited by N = 4096 - Number of repeated steps. There are no

limitations below 2048 repeated sequencer steps.

Segment Duration Minimum 100 ns for more than one loop

Sampling Clock

Source Internal synthesizer, external clock, ECLTRG0

Range

Internal 100 mHz to 100 MHz

External To 100 MHz

Internal Reference 10 MHz, fixed internal crystal clock frequency

Resolution 4 digits

Accuracy ±0.01% of reading

Stability 100 ppm